Abstract-This paper presents an improved master-slave bipolar Si-SiGe HBT comparator design for ultra-high-speed data converter applications. The latch is maintained during the track stage facilitating quick transition back to the latch stage, increasing the sampling speed of the comparator. Implemented in a 0.5-m 55-GHz BiCMOS Si-SiGe process, this comparator consumes approximately 80 mW with sampling speeds up to 16 GHz.
I. INTRODUCTION
N EXT-GENERATION digital communications systems operating in the 10-60-GHz range will rely on low-cost high-bandwidth receivers operating in multigigahertz range. Analog-to-digital converters (ADCs) will be employed at higher and higher sampling rates with multigigahertz IF bandpass sampled and direct-to-digital systems (see Fig. 1 ). These ADCs typically have modest resolution requirements, but require extremely wide bandwidths. The comparator in these ADCs plays a crucial role in the overall sample rate and resolution of the converter and must be able to amplify and compare at rates greater than 10 GHz. Increasing the sampling speed and bandwidth while minimizing offsets presents many challenges to the designer. This paper presents an improved design approach to the traditional bipolar master-slave comparator [1] - [6] to reduce the latch time and, thus, increase the overall clock speed of the comparator. The result is a design with a maximum clock rate that is much higher than traditional approaches.
II. COMPARATOR ARCHITECTURE

A. Review of Existing Comparator Approaches
A traditional latched comparator is shown in Fig. 2 . When the track signal is high, the input is amplified, and when the latch is high, the voltage difference at the output will cause the positive feedback pair to latch, resulting in a digital output signal. One well-known limitation in this design comes at high speeds where significant kickback can be detected at the input due to Q3-Q4 being suddenly shut off. The kickback, due to the back injection of stored base-emitter charge into the base, can significantly distort the incoming signal and limit the performance of higher resolution converters. A slight modification to this approach adds a current source in parallel with , which is always on, and will keep the input devices from turning off in the latch mode [5] . This will reduce the kickback seen at the input. For low-power converters, this can help extend the operating frequency beyond initial limits, but further enhancements are necessary if we wish to further extend the frequency of operation. An improvement to the previous design can be seen in Fig. 3 [6] . Here, a current-steering comparator is employed with the input devices Q1-Q2 always on. The bias current is steered by the clock inputs either directly to the output in the track phase or to a cross-coupled pair (Q7-Q8) in the latch phase. This design exhibits improved isolation between the digital output and the input compared with the standard design, at the expense of the increased headroom needed to accommodate the switching devices.
A key speed limitation of this improved design is that when the latch phase is initiated, the base-emitter junctions of the latch, Q7-Q8, will need to turn on and recharge, with the recharge current being provided by the bias current (see Fig. 4 ). At the absolute maximum clock rates, this junction charging time limits the maximum speed of the comparator; this will be addressed later in this paper.
During the track phase, with , node would rise to approximately . Once the comparator moves to the latch mode, this node must drop by . This is added to the base-emitter voltage at the start of the latch phase and extends the regeneration time of the latch. The relative change in voltage at node as a function of current is (1) where is the bias current for the entire comparator. The total time for the latch to produce a digital signal once the latch mode is initiated is the regeneration time. As seen in Fig. 4 , the regeneration time is the latch-mode time constant [5] plus the charge time. First, we look at the charge time, which is the time required to charge the base-emitter junctions of the latch transistors. This can be approximated by (2) where is the base-emitter capacitance and is the base-emitter voltage as described by (1) .
is approximately 40 ps for our latch transistor with mA. The latch-mode time constant (see Fig. 5 ) can be written as where is the RC time constant at the output of the latch, is the gain of each transistor, is the desired final voltage difference of the latch, and is the voltage difference presented to the latch at time . goes to infinity when the voltage difference is zero. Thus, an extremely small input signal will lead to an extremely long latch time. However, the converter is only designed to resolve signals greater than one least significant bit (LSB). Thus, the worst case latch time would be LSB
The quantity is computed for equal to LSB , where is the gain of the comparator and is the gain of any preamplification before the comparator. The result shows that gain before the comparator helps reduce the latch time by presenting a larger signal to the latch, at the expense of a reduction in bandwidth and increase in power consumption.
During the transition from the latch phase to the track phase, the time that the differential output voltage takes to go from a full digital swing to zero when presented with an input voltage of LSB is the recovery time. Summing the currents at the output, the recovery time can be written as (4) For our design is approximately 12 ps for mA. For low-power comparators, this time can be much longer than the regeneration time, due to the larger output time constants [7] . We were concerned with accommodating ultra-wide bandwidth input signals that lead to a short recovery time.
B. Further Improvements to the Comparator
In an effort to reduce the latch-mode time constant, current source is added to keep the latch transistors from completely turning off. If Q7-Q8 remains partially on during the track phase of operation, less time is required to fully charge the base-emitter junctions and the overall speed is improved. This small change to the master-slave latch has a profound effect on the overall speed of the comparator.
The time to charge the base-emitter junction, from (2), now becomes (5) The results of (5) are plotted in Fig. 6 . With present, the base-emitter junction is precharged, significantly reducing to approximately 7 ps. Unfortunately, maintaining a small current through the latch devices during the track phase can add a small offset to the input before the decision is made. It is important to keep this offset small and provide adequate gain before the comparison occurs to limit its effects. So, there is a fundamental tradeoff between hysteresis and switching speed with this approach that must be carefully assessed by the designer.
As long as is small during the track phase, the gain of the latch will be less than unity and the latch will increase the overall small-signal gain of the comparator. The small-signal gain peaks when . However, once exceeds during the track phase, the negative conductance of the latch will be greater than , and all of will switch to one side of the amplifier output.
In this case, will be added to or subtracted from the input during the track phase, depending on the previous decision of the latch. It might be desired to operate the comparator in this region, and the values of and should be adjusted such that the voltage offset is kept below LSB . The improved sampling speed may prove to be more important than the voltage offset created by the latch. This offset will increase with and eventually may grow larger than the input to the comparator. At this point, the comparator will cease to function correctly and the output of the latch will remain in one logic state with the input never able to overcome the offset and trip the latch. Fig. 7 shows the simulated induced offset of the latch with respect to .
III. ANALYSIS OF PERFORMANCE OF THE IMPROVED DESIGN
A. Comparator Metastability
Signals can exist that are so small that, when presented to the input, no decision is made over the clock period. These signals are called metastable; they are not truly stable, since provided enough time, the latch will eventually trip. Previous work [6] has shown that the probability of an occurrence of a metastable point after decision time has elapsed is (6) where is the RC time constant of the latch, is the time allowed for a decision, and is the open-loop latch gain. Normally for symmetric clocking, and ignoring the latch charging time, will equal where and is the sampling speed of the comparator, but as we can see in Fig. 4 , part of each clock period is occupied by the charging time, so . As the keep-alive current is increased, the charge time reduces, allowing more time for the the comparator to yield a decision, reducing the occurrence of metastable points. For sample rate , the number of metastable states per second is (7) is plotted against keep-alive current in Fig. 8 . As increases, the charge time reduces quickly and, thus, the number of metastable points per second dramatically reduces.
The technique that we have proposed here reduces the occurrence of metastable points, since the decision-making time can be substantially decreased if the base-emitter junction of the latch is precharged. From the input buffer to the output of the master comparator, there should be enough gain to minimize instability and overcome the hysteresis produced by the keep-alive current without drastic reduction in bandwidth. There is a gain of approximately 12 dB in the input buffer (see Fig. 9 ) and another 5 dB in the comparator during the track phase. For equal to 100 A, the input offset would be approximately 1 mV, or about equal to that of the transistor mismatches of the comparator.
A wide signal bandwidth will help reduce the tendency for metastability by maintaining signal amplitude at high frequencies. Equation (7) shows that the number of metastable states is directly related to the unity-gain bandwidth of the comparator [6] . To extend the unity-gain bandwidth to its maximum, we place a pair of emitter followers within the loop (see Fig. 9 ).
IV. EXPERIMENTAL RESULTS
The design was fabricated in IBM's 0.5-m Si-SiGe BiCMOS process [8] - [9] . The active area was 480 m 200 m and the comparator consumes approximately 80 mW with an additional 141 mW consumed in the clock and output buffers used in the test chip. The circuit performance was confirmed using high frequency wafer probes. A die photo is shown in Fig. 10 .
Input and clock signals were both differentially matched to 50 . Ultra-broadband off-chip baluns were used to bring the signals on and off chip. The input signal was subsampled with the input frequency 40 MHz higher than the clock frequency. The digital output signal was processed with a logic analyzer state machine clocked at one and a half times the Nyquist rate (just below the maximum rate of the logic analyzer). Without errors, the resultant output signal will be a stream of repeating "100." Fig. 11 shows the operating of the comparator with an input power of 23 dBm. The comparator performance, shown as the signal-to-noise and distortion, degrades slightly at 9 GHz and stops functioning completely at 10 GHz when the latch remains off in the track phase, but, at 10 GHz, when a small keep-alive current biases the latch, the comparator works again. At 11 GHz, the comparator does not function with zero or 50 A biasing the latch, but when 100 A biases the latch, the comparator again functions as predicted.
With a larger input signal, the comparator will operate with a clock frequency of 14 GHz without the latch biased in the track phase. At 15 GHz, the comparator ceases to operate, until the small keep-alive current biases the latch (see Fig. 12 ). It can also be seen that the performance degrades as the keep-alive current increases, due to the offsets introduced to the input of the latch.
Using the timing function of the logic analyzer, the comparator is clocked at 16 GHz with an input signal of 16.04 GHz.
With an input voltage of 20 mV and turned off, the comparator is unable to function [see Fig. 13(b) ]. By increasing the keep-alive current to 100 A, the emitter-base junction of the latch is precharged and the comparator functions properly [see Fig. 13(a) ]. This shows that the maximum operating frequency of the comparator is extended if the latch is kept partially on during the track phase. 
V. CONCLUSION
A high-speed comparator has been designed and fabricated with a clock speed in excess of 16 GHz. A keep-alive device is used to reduce the latch regeneration time and extend the frequency of operation.
